Part Number Hot Search : 
LTC4101 MAX186 USB22 MK316B FMMT620 NCP53 TP200A SG330
Product Description
Full Text Search
 

To Download L6598D016TR Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  october 2009 doc id 6554 rev 7 1/24 24 l6598 high voltage resonant controller features high voltage rail up to 600 v dv/dt immunity 50 v/ns in full temperature range driver current capab ility: 250 ma source 450 ma sink switching times 80/40 ns rise/fall with 1 nf load cmos shutdown input undervoltage lock-out soft-start frequency shifting timing sense op amp for closed loop control or protection features high accuracy current controlled oscillator integrated bootstrap diode clamping on vs so16, dip16 packages description the device is manufactured with the bcd off line technology, able to ensure voltage ratings up to 600 v, making it perfectly suited for ac/dc adapters and wherever a resonant topology can be beneficial. the device is intended to drive two power mosfet, in the classical half bridge topology. a dedicated timing section allows the designer to set soft start time, soft start and minimum frequency. an error amplifier, together with the two enable inputs, are made available. in addition, the integrated bootstrap diode and the zener clamping on low voltage supply, reduces to a minimum the external parts needed in the applications. $)0 3/. figure 1. block diagram # "//4 ,/!$ 2fmin 2fstart #f '.$ 6 2%& )fmin 6#/ %. 6the 6the %. 6 3 6 "//4 /54 (6 ,6' 56 $%4%#4)/. 6s (6' "//4342!0 $2)6%2 (6' $2)6%2 ,6'$2)6%2 #ss 6 2%& )fstart /0!-0 /0/54 /0). /0). $%!$ $2)6).' ,%6%, 4)-% ,/')# #/.42/, ,/')# )ss 3()&4%2                !-v www.st.com
contents l6598 2/24 doc id 6554 rev 7 contents 1 maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 2 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 3 pin connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 4 timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 5 block diagram description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 5.1 high/low side driving section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 5.2 timing and oscillator section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 5.3 bootstrap section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 5.4 op amp section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 5.5 comparators . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 6 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 7 ordering codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 8 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
l6598 maximum ratings doc id 6554 rev 7 3/24 1 maximum ratings note: esd immunity for pins 14, 15 and 16 is guaranteed up to 900 (human body model). table 1. absolute maximum ratings symbol parameter value unit i s supply current at v cl (1) 1. the device is provided of an inte rnal clamping zener between gnd and t he vs pin, it must not be supplied by a low impedance voltage source. 25 ma v lvg low side output 14.6 v v out high side reference -1 to v boot -18 v v hvg high side output -1 to v boot v v boot floating supply voltage 618 v dv boot/dt vboot pin slew rate (repetitive) 50 v/ns dv out/dt out pin slew rate (repetitive) 50 v/ns v ir forced input voltage (pins rfmin, rfstart) -0.3 to 5 v v ic forced input voltage (pins css, cf) -0.3 to 5 v v en1 , v en2 enable input voltage -0.3 to 5 v i en1 , i en2 enable input current 3 ma v opc sense op amp common mode range -0.3 to 5 v v opd sense op amp differential mode range -5 to 5 v v opo sense op amp output voltage (forced) 4.6 v t stg storage temperature -40 to +150 c t j junction temperature -40 to +150 c t amb ambient temperature -40 to +125 c table 2. thermal data symbol parameter so16n dip16 unit r thja thermal resistance junction to ambient 120 80 c/w table 3. recommended operating conditions symbol parameter value unit v s supply voltage 10 to v cl v v out (1) 1. if the condition v boot - v out < 18 is guaranteed, v out can range from -3 to 580 v. high side reference -1 to vboot-v cl v v boot (1) floating supply rail 500 v f max maximum switching frequency 400 khz
electrical characteristics l6598 4/24 doc id 6554 rev 7 2 electrical characteristics v s = 12 v; v boot - v out = 12 v; t a = 25 c table 4. electrical characteristics symbol pin parameter test condition min. typ. max. unit supply voltage v suvp 12 v s turn on threshold 10 10.7 11.4 v v suvn v s turn off threshold 7.3 8 8.7 v v suvh supply voltage under voltage hysteresis 2.7 v v cl supply voltage clamping 14.6 15.6 16.6 v i su start up current v s < v suvn 250 a i q quiescent current, fout = 60 khz, no load v s > v suvp 2 3 ma high voltage section i bootleak 16 boot pin leakage current v boot = 580 v 5 a i outleak 14 out pin leakage current v out = 562 v 5 a r dson 16 bootstrap driver on resistance 100 150 300 high/low side drivers i hvgso 15 high side driver source current v hvg -v out = 0 170 250 ma i hvgsi high side driver sink current v hvg -v boot = 0 300 450 ma i lvgso 11 low side driver source current v lvg -gnd = 0 170 250 ma i lvgsi low side driver sink current v lvg -v s = 0 300 450 ma t rise 15,11 low/high side output rise time c load = 1nf 80 120 ns t fall c load = 1nf 40 80 ns oscillator dc 14 output duty cycle 48 50 52 % f min minimum output oscillation frequency c f = 470pf; r fmin = 50k 58.2 60 61.8 khz f start soft start output oscillation frequency c f = 470pf; r fmin = 50k ; r fstart = 47k 114 120 126 khz
l6598 electrical characteristics doc id 6554 rev 7 5/24 v ref 2, 4 voltage to current converters threshold 1.9 2 2.1 v t d 14 dead time between low and high side conduction 0.2 0.27 0.35 s ivref 2, 4 reference current 120 a timing section k ss 1 soft start timing constant c ss = 330nf 0.115 0.15 0.185 s/f sense op amp l ib 6, 7 input bias current 0.1 a v io input offset voltage -10 10 mv r out 5 output resistance 200 300 ? i out- source output current v out = 4.5v 1 ma i out+ sink output current v out = 0.2v 1 ma v ic 6,7 op amp input common mode range -0.2 3 v gbw sense op amp gain band width product (1) 0.5 1 mhz g dc dc open loop gain 60 80 db comparators v the1 8 enabling comparator threshold 0.56 0.6 0.64 v v the2 9 enabling comparator threshold 1.05 1.2 1.35 v t pulse 8,9 minimum pulse length 200 ns 1. guaranteed by design table 4. electrical characteristics (continued) symbol pin parameter test condition min. typ. max. unit
pin connections l6598 6/24 doc id 6554 rev 7 3 pin connections figure 2. pin connections table 5. pin description pin n name function 1 c ss soft start timing capacitor 2 r fstart soft start frequency setting - low impedance voltage source -see also c f 3 c f oscillator frequency setting - see also r fmin , r fstart 4 r fmin minimum oscillation frequency setting - lo w impedance voltage source - see also c f 5 o p out sense op amp output - low impedance 6 o p on- sense op amp inverting input -high impedance 7 o p on+ sense op amp non inverting input - high impedance 8 en1 half bridge latched enable 9 en2 half bridge unlatched enable 10 gnd ground 11 lvg low side driver output 12 v s supply voltage with internal zener clamp 13 n.c. not connected 14 out high side driver reference 15 hvg high side driver output 16 v boot bootstrapped supply voltage #ss 2fstart #f 2fmin /0/54 /0). /0).        '.$ 6 3 ,6' .# /54 (6' 6"//4        %.  %.  !-v
l6598 timing diagram doc id 6554 rev 7 7/24 4 timing diagram figure 3. en2 timing diagrams figure 4. en1 timing diagrams 7 66 7 66 9 6 i vwduw i plq (1 9 &vv i 287 !-v (1 (1 /9* +9* !-v
timing diagram l6598 8/24 doc id 6554 rev 7 figure 5. oscillator/output timing diagram & i +9* /9* !-v
l6598 block diagram description doc id 6554 rev 7 9/24 5 block diagram description 5.1 high/low side driving section an high and low side driving section provide the proper driving to the external power mos or igbt. an high sink/source driving current (450/250 ma typ) ensure fast switching times also when size for power mos are used. the internal logic ensures a minimum dead time to avoid cross-conduction of the power devices. 5.2 timing and oscillator section the device is provided of a soft start function. it consists in a period of time, t ss , in which the switching frequency shifts from fstart to fmin. this feature is explained in the following description (ref. fig.7 and fig.8). figure 6. soft start and frequency shifting block during the soft start time the current i ss charges the capacitor c ss, generating a voltage ramp which is delivered to a transconductance amplifier, as shown in fig. 7. thus this voltage signal is converted in a growing current which is subtracted to ifstart. therefore the current which drives the oscillator to set the frequency during the soft start is equal to: equation 1 equation 2 &vv ,iplq ,ivwduw ,vv jp 26& ,rvf !-v i osc i fmin i fstart g m v css t () ? () + i fmin i fstart g m i ss c ss -------------- ? ?? ?? + == where i fmin v ref r fmin ------------- - i fstart v ref r fstart ---------------- v ref 2v = , = , =
block diagram description l6598 10/24 doc id 6554 rev 7 at the start-up (t = 0) the o scillator frequency is set by: equation 3 at the end of soft start (t = t ss ) the second term of eq.1 decreases to zero and the switching frequency is set only by imin (i.e. r fmin ): equation 4 since the second term of eq.1 is equal to zero, we have: equation 5 note that there is not a fixed threshold of the voltage across c ss in which the soft start finishes (i.e. the end of the frequency shifting), and t ss depends on c ss , i fstart , g m , and i ss (eq. 5). making t ss independent of i fstart , the i ss current has been designed to be a fraction of i fstart , so: equation 6 in this way the soft start time depends only on the capacitor c ss . the typical value of the k ss constant (soft start timing constant) is 0.15 s/ f. the current i osc is fed to the oscillator as shown in fi g. 7. it is twice mirrored (x4 and x8) generating the triang ular wave on the oscillator capacitor c f . referring to the internal structure of the oscillator (fig.7 ), a good relationship to comput e an approximate value of the oscillator frequency in normal operation is: equation 7 i osc 0 () i fmin i fstart + v ref 1 r fmin ------------- - 1 r fstart ---------------- + ?? ?? = = i osc t ss () i fmin v ref r fmin ------------- - = = i fstart g m i ss c ss -------------- t ss ? 0t ss c ss i fstart g m i ss ----------------------- - = = i ss i fstart k ------------- - t ss c ss i fstart g m i fstart k ------------------------- - t ss = c ss g m k ----------- t ss k ss c ss ? == f min 1.41 r fmin c f -------------------- =
l6598 block diagram description doc id 6554 rev 7 11/24 the degree of approximation depends on the frequency value, but it remains very good in the range from 30 khz to 100 khz (figg.9-13) figure 7. oscillator block !-v &i ; ; ,rvf 9wk 9wk 6 5  
block diagram description l6598 12/24 doc id 6554 rev 7 figure 8. typ. f min vs. r fmin @ cf = 470 pf figure 9. typ. (f start -f min ) vs. r fstar @ c f = 470 pf figure 10. typ. (f start -f min ) vs. r fstar @ c f = 470 pf figure 11. f min @ different r f vs c f
l6598 block diagram description doc id 6554 rev 7 13/24 5.3 bootstrap section the supply of the high voltage section is obtained by means of a bootstrap circuitry. this solution normally requires an high voltage fast recovery diode for charging the bootstrap capacitor (fig. 14a). in the device a patented integrated structure, replaces this external diode. it is released by means of a high voltage dmos, driven synchronously with the low side driver (lvg), with in series a diode, as shown in fig. 14b. figure 13. bootstrap driver to drive the synchronized dmos it is necessary a voltage higher than the supply voltage vs. this voltage is obtained by means of an internal charge pump (fig. 14b). the diode connected in series to the dmos has been added to avoid undesirable turn on of it. the introduction of the diode prevents any current can flow from the vboot pin to the vs one in case that the supply is quickly turned off when the internal capacitor of the pump is not fully discharged. figure 12. typ. (f start -f min ) vs. r fstar @ c f = 470 pf
block diagram description l6598 14/24 doc id 6554 rev 7 the bootstrap driver introduces a voltage drop during the recharging of the capacitor cboot (i.e. when the low side driver is on), which increases with the frequency and with the size of the external power mos. it is the sum of the drop across the r dson and of the diode threshold voltage. at low frequency this drop is very small and can be neglected. anyway increasing the frequency it must be taken in to account. in fact the drop, reducing the amplitude of the driving signal, can significantly increase the r dson of the external power mos (and so the dissipation). to be considered that in resonant power supplies the current which flows in the power mos decreases increasing the switching frequency and generally the increases of r dson is not a problem because power dissipation is negligible. the following equation is useful to compute the drop on the bootstrap driver: equation 8 where q g is the gate charge of the external power mos, r dson is the on resistance of the bootstrap dmos, and t charge is the time in which the bootstrap driver remains on (about the semi-period of the switching frequency minus the dead time). the typical resistance value of the bootstrap dmos is 150 . for example using a power mos with a total gate charge of 30 nc the drop on the bootstrap driver is about 3 v, at a switching frequency of 200 khz. in fact: equation 9 to summaries, if a significant drop on the bootstrap driver (at high switching frequency when large power mos are used) represents a problem, an external diode can be used, avoiding the drop on the r dson of the dmos. 5.4 op amp section the integrated op amp is designed to offer low output impedance, wide band, high input impedance and wide common mode range. it can be readily used to implement protection features or a closed loop control. for this purpose the op amp output can be properly connected to r fmin pin to adjust the oscillation frequency. v drop i ch e arg r dson v diode v drop + q g t ch e arg ------------------- r dson v diode + == v drop 30nc 2.23 s ------------------ 150 0.6v 2.6v + =
l6598 block diagram description doc id 6554 rev 7 15/24 5.5 comparators two cmos comparators are available to perform protection schemes. short pulses ( 200 ns) on comparators input are recognized. the en1 input (active high), has a threshold of 0.6 v (typical value) forces the device in a latched shut down state (e.g. lvg low, hvg low, oscillator stopped), as in the under voltage conditi ons. normal operating conditions are resumed after a power-off power-on sequence. the en2 input (active high), with a threshold of 1.2 v (typical value) restarts a soft start sequence (see timing diagrams). in addition the en2 comparator, when activated, removes a latched shutdown caused by en1. figure 14. switching time waveform definitions figure 15. dead time and duty cycle waveform definition
block diagram description l6598 16/24 doc id 6554 rev 7 figure 16. typ. fmin vs. temperature figure 17. start-up current vs temperature figure 18. typ. fstart vs. temperature figure 19. quiescent current vs temperature
l6598 block diagram description doc id 6554 rev 7 17/24 figure 20. vs thresholds and clamp vs temp. figure 21. hvg source and sink current vs. temperature figure 22. lvg source and sink current vs. temperature figure 23. soft-start timing constant vs. temperature
block diagram description l6598 18/24 doc id 6554 rev 7 figure 24. wide range ac/dc adapter application
l6598 package mechanical data doc id 6554 rev 7 19/24 6 package mechanical data in order to meet environmental requirements, st offers these devices in different grades of ecopack ? packages, depending on their level of environmental compliance. ecopack ? specifications, grade definitions and product status are available at: www.st.com . ecopack is an st trademark.
package mechanical data l6598 20/24 doc id 6554 rev 7 dim. mm. inch min. typ max. min. typ. max. a1 0.51 0.020 b 0.77 1.65 0.030 0.065 b 0.5 0.020 b1 0.25 0.010 d 20 0.787 e 8.5 0.335 e 2.54 0.100 e3 17.78 0.700 f 7.1 0.280 i 5.1 0.201 l 3.3 0.130 z 1.27 0.050 plastic dip-16 (0.25) mechanical data p001c
l6598 package mechanical data doc id 6554 rev 7 21/24 dim. mm. inch min. typ max. min. typ. max. a 1.75 0.068 a1 0.1 0.25 0.004 0.010 a2 1.64 0.063 b 0.35 0.46 0.013 0.018 b1 0.19 0.25 0.007 0.010 c 0.5 0.019 c1 45 (typ.) d 9.8 10 0.385 0.393 e 5.8 6.2 0.228 0.244 e 1.27 0.050 e3 8.89 0.350 f 3.8 4.0 0.149 0.157 g 4.6 5.3 0.181 0.208 l 0.5 1.27 0.019 0.050 m 0.62 0.024 s8 (max.) so-16 mechanical data 0016020d
ordering codes l6598 22/24 doc id 6554 rev 7 7 ordering codes table 6. ordering information order codes package packing l6598 dip16 tube l6598d so16n tu b e L6598D016TR tape and reel
l6598 revision history doc id 6554 rev 7 23/24 8 revision history table 7. document revision history date revision changes 21-jun-2004 5 changed the impagination following the new release of ?corporate technical pubblication design guide?. done a few of corrections in the text. 09-sep-2004 6 added ordering number fot the tape and reel version, updated table 4 on page 4 02-oct-2009 7 updated table 4 on page 4
l6598 24/24 doc id 6554 rev 7 please read carefully: information in this document is provided solely in connection with st products. stmicroelectronics nv and its subsidiaries (?st ?) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described he rein at any time, without notice. all st products are sold pursuant to st?s terms and conditions of sale. purchasers are solely responsible for the choice, selection and use of the st products and services described herein, and st as sumes no liability whatsoever relating to the choice, selection or use of the st products and services described herein. no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. i f any part of this document refers to any third party products or services it shall not be deemed a license grant by st for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoev er of such third party products or services or any intellectual property contained therein. unless otherwise set forth in st?s terms and conditions of sale st disclaims any express or implied warranty with respect to the use and/or sale of st products including without limitation implied warranties of merchantability, fitness for a parti cular purpose (and their equivalents under the laws of any jurisdiction), or infringement of any patent, copyright or other intellectual property right. unless expressly approved in writing by an authorized st representative, st products are not recommended, authorized or warranted for use in milita ry, air craft, space, life saving, or life sustaining applications, nor in products or systems where failure or malfunction may result in personal injury, death, or severe property or environmental damage. st products which are not specified as "automotive grade" may only be used in automotive applications at user?s own risk. resale of st products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by st for the st product or service described herein and shall not create or extend in any manner whatsoev er, any liability of st. st and the st logo are trademarks or registered trademarks of st in various countries. information in this document supersedes and replaces all information previously supplied. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2009 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - ital y - japan - malaysia - malta - morocco - philippines - singapore - spain - sweden - switzerland - united kingdom - united states of america www.st.com


▲Up To Search▲   

 
Price & Availability of L6598D016TR

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X